TDI "LDB MODE" System Functional Test Procedure

Version 1.1

March 15, 2000

Prepared by: William Mocarsky

Signature Sheet

Prepared By: _		Date:
	William Mocarsky/566	
A 1D		D. (
Approved By:_		Date:
	Kevin Ballou/566	
	TDI System Engineer	
Concur: _		Date:
	Dwayne Morgan/584	
	TDI Product Development Lead	

CHANGE INFORMATION PAGE

Version	Date	Description	Affected Pages	
1.0	03/06/2000	Original.	All	
1.1	03/06/2000	 Added a sentence explaining that the differences between the 2 docs are "redlines" encountered during prototype tests and a decrease in Wait times to speed up tests. Changed all Wait 2 minutes to Wait 1 minute. Added - "Verify A data source is FIFO", "Change B clock register to 0x00" to get the initial state of the TDI board correct. (Worked first time, but if run successively, the TDI was not properly configured). Modified to add a wait for the bit sync to timeout and clarify which indicator to look at on the bit sync. Modified to add a wait for the bit sync to timeout and clarify which indicator to look at on the bit sync. Moved (starting clocks) to after step 5 (reading the registers) Changed the values to set clock registers to 0xcc. Changed expected values of the clock registers to 0x00. Change the expected values of the clock registers to be 0xcc. Deleted exiting the TDI software. 	All 1. Page 1: section 1.0 2. Pages 5-17 3. Page 5 Section 3.3 Step 4 4. Page 12 Section 3.9 steps 13/14 and 16/17 5. Page 13 Section 3.10 steps 11/12 and 14/15 6. Page 17 Section 3.14 7. Page 17 Section 3.14 Step 5 8. Page 17 Section 3.14- step 8+11 9. Page 17 section 3.14	

1. Overview

This document describes the LDB Mode System Functional Test (SFT) that is to be performed on every TDI card. This version of the procedure differs from Version 1.0 in that "red-lines" encountered during the prototype testing are incorporated and the wait times are lessened to shorten the test time.

1.1 Test Purpose

The purpose of this test is to demonstrate that all functions of the TDI board work properly. This test will be run in ambient and during the TDI thermal tests.

1.2 Test Organization

This test exercises the LDB mode TDI board in the 10 configurations identified in the Ultra Long Duration Balloon (ULDB) TDRSS Data Interface (TDI) Test Plan. These modes, when coupled with the modes exercised by the ULDB System Functional Procedure, test all the circuitry within the TDI.

1.3 Applicable Documents

The following documents are applicable to this document:

Ultra Long Duration Balloon (LDB) TDRSS Data Interface (TDI) Test Plan December 1999

Ultra Long Duration Balloon (LDB) TDRSS Data Interface (TDI) Interface Control Document

January 2000

Electrostatic Discharge Control, NASA-STD-8739.7

December 1997

1.4 Configuration Management

This document shall be managed by the ULDB TDI development team. Changes to this test procedure shall require the approval of the Ultra Long Duration (ULDB) TDRSS Data Interface (TDI) Product Development Lead.

During the execution of this test, typographical and procedural flow changes may be made at the discretion of the TDI Test Engineer. The changes will then be submitted for approval at the conclusion of the test.

After test execution, the completed test procedure shall be maintained by the TDI team as an "As Run" procedure.

1.5 Quality Assurance

This test will not be monitored by quality assurance. However, prior to the execution of this test, the test engineer shall verify the test configuration, test equipment calibration, documentation and ESD certification of test personnel. After this initial verification, testing shall commence. If anomalies are encountered during the execution of this test, the TDI Systems Engineer shall be notified. The execution of this test procedure shall be documented on a GSFC Work Order Authorization (WOA). Any anomalies shall be logged as a Non-Conformance Report (NCR) as per the GSFC QMS. At the conclusion of the test, the TDI Systems Engineer shall review the test results and approve any typographical changes or procedural flow deviations.

2. Test Setup

2.1 Test Personnel

This test shall be performed by one or more test conductors:		
Test Conductor # 1		
Test Conductor #2		
2.2 Documentation Required		
To commence testing, two documents shall be in place. First a si required. Second a GSFC WOA is in place.	gned copy of this test procedure is	
This test procedure has been signed:	Check	
A GSFC WOA is in place. WOA Number:	_	
If this procedure is being run as part of another procedure record Of the WOA:	Event#	
EventNumber: or Invoking Procedure Step	Number: Check:	
2.3 Equipment Required		
The following equipment is required for this test. Refer to the te	st plan for configuration details.	
If this procedure is being executed as a standalone procedure ie not	part of another procedure, then the	
following shall be verified:	Cal ID Cal Date	
PC-104 development system OR "flight like CDM" TDI Board		
Bit Sync with viterbi decoder Firebird 6000 Communications Analyzer		
Phillips PM6680B High Resolution Prog Timer/Counter ULDB TDI "Diagnostic Software"		
All required calibratable test gear is in calibration	Check:	
2.4 Test Configuration		
If this procedure is being executed as a "standalone procedure", ie no following shall be verified.	t part of another procedure, then the	
The test set-up is configured as in Figure 2.4.	Check:	
2.5 ESD Precautions:		
All TDI hardware shall be handled in compliance with NASA-STI	0-8739 7 for Electrostatic Discharge	

All TDI hardware shall be handled in compliance with NASA-STD-8739.7 for Electrostatic Discharge Control. All test personnel shall have current ESD certification. All test areas and benches shall also be ESD certified and test area shall be maintained between 30% and 70% humidity.

Wrist straps shall be worn at all times while either handling or within 3 feet of the TDI hardware. These wrist straps shall be verified for resistance at least 1 time each day. Non-static generating garments shall be worn by test personnel when within 3 feet of the TDI board.

If this procedure is being executed as a "standalone procedure" ie, not part of another procedure, then the

following steps shall be performed. Test facility is between 30% and 70% humidity. Check:___ Test personnel have ESD certification. Check:____ Wrist straps are functioning. Check:____ Check:____ Non-static generating clothing is worn. 3. System Functional Test Procedure 3.1 Test Initialization If this test is not part of a larger test, then (1) Verify that the PC 104 development system or "flight like CDM" is powered off. Check:____ (2) Verify that the TDI GSE rack is powered off. Check:____ (3) Record the serial number of the TDI board. SN:_ Check:____ (4) Record the FPGA Silicon Signature Number: Sig Num:____ Check:____ (5) Verify that the TDI ULDB Mode select jumper is installed Check:___ (6) Record TDI board IRQ and Base Address settings. _____ IRQB:____ Base Addr:_ Check:____ Check:____ (7) Verify that the GSE telemetry cable is connected to TDI connector P4 (8) Verify that the GSE test point cables are connected to TDI connectors P5 and P6Check:___ (9) Power the TDI GSE rack Check:___ (10) Verify the Bit Sync Stored format settings. a. Enter 130 on bit sync key-pad and verify Data Rate = 3.000*10**5Input Code = 0 (NRZ-L)FEC Code = 2 (BPSK-D)FEC Rate=1 (1/2) b. Enter 131 on bit sync key-pad and verify Data Rate = 1.500*10**5Input Code = 0 (NRZ-L)

> FEC Code = 0 (OFF) FEC Rate= N/A

d. Enter 133 on bit sync key-pad and verify Data Rate = 1.000*10**3 Input Code = 0 (NRZ-L) FEC Code = 0 (NRZ-L) FEC Cade = 0 (OFF) FEC Rate = N/A e. Enter 134 on bit sync key-pad and verify Data Rate = 1.000*10**5 Input Code = 0 (NRZ-L) FEC Code = 2 (BPSK-D) FEC Rate = 1 (1/2) f. Enter 135 on bit sync key-pad and verify Data Rate = 5.000*10**4 Input Code = 0 (NRZ-L) FEC Code = 0 (OFF) FEC Rate = N/A g. Enter 136 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 1 (NRZ-M) FEC Code = 0 (OFF) FEC Rate = N/A h. Enter 137 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 1 (NRZ-M) FEC Code = 0 (OFF) FEC Rate = N/A h. Enter 137 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 1 (OFF) FEC Rate = N/A Check: (11) Power the PC 104 development system or the "flight-like CDM" Check: (12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read II/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x00. c. Read I/O Port 0x02 and confirm = 0x00(A Enc Data) Value read: Value		c.	Data Rate = 2.000*10**3 Input Code = 0 (NRZ-L) FEC Code = 2 (BPSK-D) FEC Rate = 1 (1/2)	
Data Rate = 1.000* 10**5 Input Code = 0 (NRZ-L) FEC Code = 2 (2BPSK-D) FEC Rate = 1 (1/2) f. Enter 135 on bit sync key-pad and verify Data Rate = 5.000*10**4 Input Code = 0 (NRZ-L) FEC Code = 0 (OFF) FEC Rate = N/A g. Enter 136 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 1 (NRZ-M) FEC Code = 0 (OFF) FEC Rate = N/A h. Enter 137 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 3 (BiO-L) FEC Rate = 0 (OFF) FEC Rate = N/A Check: (11) Power the PC 104 development system or the "flight-like CDM" Check: (12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00, Value read: Value read: Value read: Value		d.	Data Rate = $1.000*10**3$ Input Code = 0 (NRZ-L) FEC Code = 0 (OFF)	
Data Rate = 5.000*10**4 Input Code = 0 (NRZ-L) FEC Code = 0 (OFF) FEC Rate = N/A g. Enter 136 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 1(NRZ-M) FEC Code = 0 (OFF) FEC Rate = N/A h. Enter 137 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 3 (BiO-L) FEC Rate = 0 (OFF) FEC Rate = 0 (OFF) FEC Rate = N/A Check:		e.	Data Rate = 1.000*10**5 Input Code = 0 (NRZ-L) FEC Code = 2 (BPSK-D)	
Data Rate = 1.500*10**5 Input Code = 1 (NRZ-M) FEC Code = 0 (OFF) FEC Rate = N/A h. Enter 137 on bit sync key-pad and verify Data Rate = 1.500*10**5 Input Code = 3 (BiO-L) FEC Rate = 0 (OFF) FEC Rate = 0 (OFF) FEC Rate = N/A Check: (11) Power the PC 104 development system or the "flight-like CDM" Check: (12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. Value read: b. Read I/O Port 0x01 and confirm = 0x00(A&B empty) Value read:		f.	Data Rate = 5.000*10**4 Input Code = 0 (NRZ-L) FEC Code = 0 (OFF)	
Data Rate = 1.500*10**5 Input Code = 3 (BiO-L) FEC Rate = 0 (OFF) FEC Rate = N/A Check: (11) Power the PC 104 development system or the "flight-like CDM" Check: (12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x09 (A&B empty) Value read: C. Read I/O Port 0x02 and confirm = 0x00(A Clock OFF) Value read:		g.	Data Rate = 1.500*10**5 Input Code = 1(NRZ-M) FEC Code = 0 (OFF)	
(11) Power the PC 104 development system or the "flight-like CDM" Check: (12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) c. Read I/O Port 0x02 and confirm = 0x00(A Clock OFF) Value read: Value read: Value read:		h.	Data Rate = 1.500*10**5 Input Code = 3 (BiO-L) FEC Rate = 0 (OFF)	
(12) Start the TDI diagnostic software Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) c. Read I/O Port 0x02 and confrim = 0x00(A Clock OFF) Value read:				Check:
Verify FIFO LOAD MODE = Normal Verify MISSION MODE=LDB If different, toggle the input to get the above settings 3.2 Hard Rest Verification Test If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) c. Read I/O Port 0x02 and confrim = 0x00(A Clock OFF) Value read:	(11) Power	the PC 104 development system or the "flight-like CDM	Check:
If this procedure is not being executed as a standalone procedure, but rather as part of a larger procedure which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) c. Read I/O Port 0x02 and confrim = 0x00(A Clock OFF) Value read:	(12	Ve: Ve:	rify FIFO LOAD MODE = Normal rify MISSION MODE=LDB	Check:
which call for the execution of the SFT, then the following steps shall be performed: (1) Read all registers and confirm their proper states at power up: a. Read I/O Port 0x00 and confirm = 0x00. Value read: b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) Value read: c. Read I/O Port 0x02 and confrim = 0x00(A Clock OFF) Value read:	3.2	Hard I	Rest Verification Test	
a. Read I/O Port 0x00 and confirm = 0x00. Value read: b. Read I/O Port 0x01 and confirm = 0x09(A&B empty) Value read: c. Read I/O Port 0x02 and confrim = 0x00(A Clock OFF) Value read:				
	(1)	a. Res	ad I/O Port 0x00 and confirm = 0x00. ad I/O Port 0x01 and confirm = 0x09(A&B empty) ad I/O Port 0x02 and confrim = 0x00(A Clock OFF)	Value read: Value read:

	e. f. g. h. i.	Read I/O Port 0x08 and confirm = 0x00 Read I/O Port 0x09 and confirm = 0x09(A&B empty) Read I/O port 0x0A and confirm = 0x00 (B Clock OFF) Read I/O Port 0x0B and confirm = 0x00(B Enc Data) Read I/O Port 0x0F and confirm = 0x00 (A RealTime)	Value read: Value read: Value read: Value read:	
If a	ny o	of the values read differ from the expected values, then the	test fails:	Check: Circle:PASS/FAIL
3.3	Re	al Time FIFO Data Processor A 150Khz Encoded Test		
(1)	Ent	ter 130 on bit sync key pad to configure bit sync as follows: Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D Rate: ½	:	
		Rate. 72		Check:
(2)	Coı	nfigure FIREBIRD 6000 for BERT Pattern 511 and press R	ESTART	Check:
(3)	Pat	ch A1TLM to BS#1 S0 IN.		Check:
(4)	Sele	ect FLOW DATA option of the Diagnostic software Enter:BERT9.BIN for FIFO A file name Enter:BERT6.BIN for FIFO B file name Verify A Data Source is FIFO. If not toggle to get this set Verify A ENCODING is ENCODED. If not toggle to get Verify LDB MODE is REALTIME. If not toggle to get the Verify LDB Stream is A. If not toggle to get this setting. Change A Clock Register to 0x28. Change B Clock Register to 0x00.	this setting.	Check:
(5)	Wa	uit 1 minute		Check:
(6)	Red	cord: Bit Errors: BLOCKS: If Bit erro BLOCK is ZERO or SYNC LOST light ON, then test FAII), Check: Circle:PASS/FAIL
(7)	Pat	ch A2TLM to BS#1 S0 IN.		Check:
(8)	Pre	ess RESTART on FIREBIRD 6000.		Check:
(9)	Wa	uit 1 minute		Check:
(10)Rec	cord: Bit Errors: BLOCKS: If Bit erro BLOCK is ZERO or SYNC LOST light ON, then test FAII), Check: Circle:PASS/FAIL
(11)Pat	ch B1TLM to BS#1 S0 IN.		Check:
(12)Pre	ess RESTART on FIREBIRD 6000.		Check:
(13)Wa	uit 1 minute		Check:

(14)Record: Bit Errors: BLOCKS: If Bit errors is NON BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ZERO, Check: Circle:PASS/FAIL
(15)Patch B2TLM to BS#1 S0 IN.	Check:
(16)Press RESTART on FIREBIRD 6000.	Check:
(17)Wait 1 minute Check:	
(18)Record: Bit Errors:BLOCKS: If Bit errors is NON BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ZERO, Check: Circle:PASS/FAIL
3.4 Real Time BERT Data Processor A 150Khz Unencoded Test	
(1) Enter 131 on bit sync key pad to configure bit sync as follows: Data Rate:150Kbps(Bit Rate) Input Code:NRZ-L FEC Code:OFF Rate: ½	
	Check:
(2) Configure FIREBIRD 6000 for BERT Pattern 2047 and press RESTART	Check:
(3) Patch A1TLM to BS#1 S0 IN.	Check:
(4) Using the Diagnostic Software, Toggle A Data Source to BERT. Toggle A Data Encoding to RAW	
	Check:
(5) Press REST ART on FIREBIRD 6000	Check:
(6) Wait 1 minute.	Check:
(7) Record: Bit Errors: BLOCKS: If Bit errors is NON BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ZERO, Check: Circle:PASS/FAIL
(8) Patch A2TLM to BS#1 S0 IN.	Check:
(9) Press RESTART on FIREBIRD 6000.	Check:
(10)Wait 1 minute.	Check:
(11)Record: Bit Errors:BLOCKS: If Bit errors is NON BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ZERO, Check: Circle:PASS/FAIL
(12)Patch B1TLM to BS#1 S0 IN.	Check:
(13)Press RESTART on FIREBIRD 6000.	Check:
(14)Wait 1 minute.	Check:

		BLOCKS: NC LOST light ON, the	If Bit errors is NON ZERO en test FAILED.	, Check: Circle:PASS/FAIL
(16)Patch B2TL	.M to BS#1 S0 IN	ſ.		Check:
(17)Press REST	ART on FIREBII	RD 6000.		Check:
(18)Wait 1 minu	ute.			Check:
		BLOCKS: NC LOST light ON, the	If Bit errors is NON ZERO en test FAILED.	, Check: Circle:PASS/FAIL
3.5 Real Time	FIFO Data Pro	cessor B 150Khz Un	encoded Test	
(1) Configure F	IREBIRD 6000 f	or BERT Pattern 63 a	and press REST ART	Check:
(2) Patch A1TI	LM to BS#1 SO IN	Ι.		Check:
If neces If neces Toggle		ta Source to FIFO ata Encoding to RAW 3		
Change	D Clock register	10 0.25		Check:
(4) Press REST	ART on FIREBII	RD 6000		Check:
(5) Wait 1 minu	ute.			Check:
		BLOCKS: NC LOST light ON, the	If Bit errors is NON ZERO en test FAILED.	, Check: Circle:PASS/FAIL
(7) Patch A2TL	LM to BS#1 S0 IN	Г.		Check:
(8) Press REST	ART on FIREBII	RD 6000.		Check:
(9) Wait 1 minu	ute.			Check:
		BLOCKS: NC LOST light ON, the	If Bit errors is NON ZERO en test FAILED.	, Check: Circle:PASS/FAIL
(11)Patch B1TL	M to BS#1 SO IN	ſ.		Check:
(12)Press REST	ART on FIREBII	RD 6000.		Check:
(13)Wait 1 minu	ute.	****		Check:
		BLOCKS: NC LOST light ON, the	If Bit errors is NON ZERO en test FAILED.	Check:

(15)Patch B2TLM to BS#1 S0 IN.	Check:
(16)Press RESTART on FIREBIRD 6000.	Check:
(17)Wait 1 minute.	Check:
(18)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASSFAIL
3.6 Real Time BERT Data Processor B 150Khz Encoded Test	
(1) Enter130 on bit sync key pad to configure bit sync as follows: Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code: BPSK-D Rate: ½	
	Check:
(2) Configure FIREBIRD 6000 for BERT Pattern 2047 and press RESTART	Check:
(3) Patch A1TLM to BS#1 S0 IN.	Check:
(4) Using the Diagnostic Software, Toggle B Data Source to BERT. Toggle B Data Encoding to ENCODED	Check:
(5) Press RESTART on FIREBIRD 6000	Check:
(6) Wait 1 minute.	Check:
(7) Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(8) Patch A2TLM to BS#1 S0 IN.	Check:
(9) Press REST ART on FIREBIRD 6000.	Check:
(10)Wait 1 minute.	Check:
(11)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(12)Patch B1TLM to BS#1 S0 IN.	Check:
(13)Press REST ART on FIREBIRD 6000.	Check:
(14)Wait 1 minute.	Check:

(15)Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO),
BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	Check: Circle:PASS/FAIL
(16)Patch B2TLM to BS#1 S0 IN.	Check:
(17)Press RESTART on FIREBIRD 6000.	Check:
(18)Wait 1 minute.	Check:
(19)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERC BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
3.7 Playback Test 1 Using FIFOs as Data Source	
In this section, TDI Board is placed in playback mode with both streams generating e The A stream is at 150Kbps (300Ksymbols/Sec) and the B stream is at 1Kbps (2Ks	
(1) Enter 130 on bit sync key pad to configure bit sync as follows: Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D	
Rate: ½	Check:
(2) Configure FIREBIRD 6000 for BERT Pattern 511 and press RESTART	Check:
(3) Patch A1TLM to BS#1 S0 IN.	Check:
(4) Using the Diagnostic Software, Toggle LDB Mode to PLAYBACK Toggle A Data Source to FIFO Toggle A Data Encoding to ENCODED Set A Clock Register to 0x28 Toggle B Data Source to FIFO ToggleB Data Encoding to ENCODED Set B Clock Register to 0xC6	
Set B clock Register to oxeco	Check:
(5) Press RESTART on FIREBIRD 6000	Check:
(6) Wait 1 minute.	Check:
(7) Record: Bit Errors:BLOCKS: If Bit errors is NON ZERC BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(8) Patch A2TLM to BS#1 S0 IN.	Check:
(9) Press RESTART on FIREBIRD 6000.	Check:
(10)Wait 1 minute.	Check:

(11)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(12)Patch B1TLM to BS#1 S0 IN.	Check:
(13)Enter 132 on bit sync key pad to configure bit sync as follows: Data Rate: 2Kbps(Symbol Rate) Input Code: NRZ-L FEC Code: BPSK-D Rate: ½	
Nate. 72	Check:
(14)Select Pattern 63 on FIREBIRD 6000 and press RESTART.	Check:
(15)Wait 1 minute.	Check:
(16)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(17)Patch B2TLM to BS#1 S0 IN.	Check:
(18)Press RESTART on FIREBIRD 6000.	Check:
(19)Wait 1 minute.	Check:
(20)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
3.8 Playback Test 2 Using FIFOs as Data Source	
In this test the TDI board configured as in Section 3.7 except the clock rates are so	wapped.
(1) Configure FIREBIRD 6000 for BERT Pattern 511 and press RESTART	Check:
(2) Patch A1TLM to BS#1 S0 IN.	Check:
(3) Using the Diagnostic Software, Set A Clock Register to 0xC6 Set B Clock Register to 0x28	
Set B Clock Register to 0x28	Check:
(4) Press REST ART on FIREBIRD 6000	Check:
(5) Wait 1 minute.	Check:
(6) Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(7) Patch A2TLM to BS#1 S0 IN.	Check:
(8) Press REST ART on FIREBIRD 6000.	Check:

(9) Wait 1 minute.	Check:
(10)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	O, Check: Circle:PASS/FAIL
(11)Patch B1TLM to BS#1 S0 IN.	Check:
(12)Enter 130 on bit sync key pad to configure bit sync as follows: Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D Rate: ½	
	Check:
(13)Select Pattern 63 on FIREBIRD 6000 and press RESTART.	Check:
(14)Wait 1 minute.	Check:
(15)Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(16)Patch B2TLM to BS#1 S0 IN.	Check:
(17)Press RESTART on FIREBIRD 6000.	Check:
(18)Wait 1 minute.	Check:
(19)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	Check: Circle:PASS/FAIL
3.9 Playback Test 3 Using BERT as Data Source	
In this section, the TDI is in Playback mode with the A data stream generating onboard data and the B data stream OFF (no clock).	d unencoded BERT
(1) Enter 131 on bit sync key pad to configure bit sync as follows: Data Rate:150Kbps(Bit Rate) Input Code:NRZ-L FEC Code:OFF	
Rate: ½	Check:
(2) Configure FIREBIRD 6000 for BERT Pattern 2047 and press RESTART	Check:
(3) Patch A1TLM to BS#1 S0 IN.	Check:
(4) Using the Diagnostic Software, Toggle A Data Source to BERT Toggle A Data Encoding to RAW Set B Clock Rate to 0x00	

Set A Clock Rate to 0x28

	Check:
(5) Press REST ART on FIREBIRD 6000	Check:
(6) Wait 1 minute.	Check:
(7) Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
(8) Patch A2TLM to BS#1 S0 IN.	Check:
(9) Press REST ART on FIREBIRD 6000.	Check:
(10)Wait 1 minute.	Check:
(11)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
(12)Patch B1TLM to BS#1 S0 IN.	Check:
(13)Wait 20 seconds.	Check:
(14)Verify Bit Sync "Signal Level In Range" light is not lit. If lit, test FAILS.	Check: Circle:PASS/FAIL
(15)Patch B2TLM to BS#1 S0 IN.	Check:
(16)Wait 20 seconds.	Check:
(17)Verify Bit Sync "Signal Level In Range" light is not lit. If lit, the test FAILS.	Check: Circle:PASS/FAIL
3.10 Playback Test 4 Using BERT as Data Source	
In this section, the TDI is in Playback mode with the B data stream generating onboard data and the A data stream OFF (no clock).	l unencoded BERT
(1) Patch B2TLM to BS#1 S0 IN.	Check:
(2) Using the Diagnostic Software, Toggle B Data Source to BERT Toggle B Data Encoding to RAW Set A Clock Register to 0x00	
Set B Clock Register to 0x28	Check:
(3) Press REST ART on FIREBIRD 6000	Check:
(4) Wait 1 minute.	Check:
(5) Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL

(6) Patch B1TLM to BS#1 S0 IN.	Check:
(7) Press RESTART on FIREBIRD 6000.	Check:
(8) Wait 1 minute.	Check:
(9) Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.), Check: Circle:PASS/FAIL
(10)Patch A1TLM to BS#1 S0 IN.	Check:
(11)Wait 20 seconds.	Check:
(12) Verify Bit Sync "Signal Level In Range" light is not lit. If lit, test FAILS.	Check: Circle:PASS/FAIL
(13)Patch A2TLM to BS#1 S0 IN.	Check:
(14)Wait 20 seconds.	Check:
(15)Verify Bit Sync "Signal Level In Range" light is not lit. If lit, the test FAILS. Check:Circle:PASS/FAIL	
3.11 Playback Test 5 Using FIFOs as Data Source – Intermediate Data Rate	e
In this section, both streams of the TDI mode output encoded FIFO data. The A s 100Ksymbols/sec and the B stream is tested at 300Ksymbols/sec .	stream is tested at
(1) Enter 134 on bit sync key pad to configure bit sync as follows: Data Rate:100Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D Rate: ½	
Nate. /2	Check:
(2) Configure FIREBIRD 6000 for BERT pattern 511 and press RESTART.	Cgeck:
(3) Patch A1TLM to BS#1 S0 IN.	Check:
(4) Using the Diagnostic Software, Toggle A Data Source to FIFO Toggle A Data Encoding to ENCODED Toggle B Data Source to FIFO Toggle B Data Encoding to ENCODED Set A Clock Register to 0x4C Set B Clock Register to 0x28	
	Check:
(5) Press RESTART on FIREBIRD 6000	Check:

(7) Record: Bit Errors: BLOCKS:		,
BLOCK is ZERO or SYNC LOST lig		Check: Circle:PASS/FAIL
(8) Patch A2TLM to BS#1 S0 IN.		Check:
(9) Press RESTART on FIREBIRD 6000.		Check:
(10)Wait 1 minute.		Check:
(11)Record: Bit Errors: BLOCKS: BLOCK is ZERO or SYNC LOST lig		Check: Circle:PASS/FAIL
(12)Enter 130 on bit sync key pad to config Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D Rate: ½	ure bit sync as follows:	
Tutte. 72		Check:
(13)Patch B1TLM to BS#1 S0 IN.		Check:
(14)Configure FIREBIRD 6000 for BERT pa	attern 63 and press RESTART.	Cgeck:
(15)Wait 1 minute.		Check:
(16)Record: Bit Errors: BLOCKS: BLOCK is ZERO or SYNC LOST lig		Check: Circle:PASS/FAIL
(17)Patch B2TLM to BS#1 S0 IN.		Check:
(18)Press RESTART on FIREBIRD 6000.		Check:
(19)Wait 1 minute.		Check:
(20)Record: Bit Errors:BLOCKS: BLOCK is ZERO or SYNC LOST lig		, Check: Circle:PASS/FAIL
3.12Playback Test 6 – TDI Stress Test		
In this section the TDI is operated in playba 300Ksymbols/sec.	ck mode with both channels outputting e	ncoded FIFO data at
(21)Enter 130 on bit sync key pad to config Data Rate:300Kbps(Symbol Rate) Input Code:NRZ-L FEC Code:BPSK-D Rate: ½	ure bit sync as follows:	
Rate: ½		Check:
(22)Configure FIREBIRD 6000 for BERT pa	attern 511 and press RESTART.	Cgeck:
(23)Patch A1TLM to BS#1 S0 IN.		Check:

(24) Using the Diagnostic Software,	
Set A Clock Register to 0x28	Check:
(25)Press RESTART on FIREBIRD 6000	Check:
(26)Wait 1 minute.	Check:
(27)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
(28)Patch A2TLM to BS#1 S0 IN.	Check:
(29)Press RESTART on FIREBIRD 6000.	Check:
(30)Wait 1 minute.	Check:
(31)Record: Bit Errors: BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
(32)Patch B1TLM to BS#1 S0 IN.	Check:
(33)Configure FIREBIRD 6000 for BERT pattern 63 and press RESTART.	Cgeck:
(34)Wait 1 minute.	Check:
(35)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
(36)Patch B2TLM to BS#1 S0 IN.	Check:
(37)Press RESTART on FIREBIRD 6000.	Check:
(38)Wait 1 minute	Check:
(39)Record: Bit Errors:BLOCKS: If Bit errors is NON ZERO BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	, Check: Circle:PASS/FAIL
3.13Test TDI Test Points	
(1) Enter 136 on bit sync key pad to configure bit sync as follows: Data Rate:150Kbps(Bit Rate) Input Code:NRZ-M FEC Code:OFF Rate: ½	
Data Rate:150Kbps(Bit Rate) Input Code:NRZ-M FEC Code:OFF	Check:
Data Rate:150Kbps(Bit Rate) Input Code:NRZ-M FEC Code:OFF	Check:

(4) Press RESTART on FIREBIRD 6000.	Check:
(5) Wait 1 minute.	Check:
(6) Record: Bit Errors:BLOCKS: If Bit errors is NON ZE BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ERO, Check: Circle:PASS/FAIL
(7) Patch NRZ-M B TP to BS#1 S0 IN	Check:
(8) Configure FIREBIRD 6000 for BERT pattern 63 and press RESTART.	Check:
(9) Wait 1 minute.	Check:
(10)Record: Bit Errors:BLOCKS: If Bit errors is NON ZIBLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ERO, Check: Circle:PASS/FAIL
(11)Enter 137 on bit sync key pad to configure bit sync as follows: Data Rate:150Kbps(Bit Rate) Input Code:BiO-L FEC Code:OFF Rate: ½	
(12)Patch BiO-L A TP to BS#1 S0 IN	Check:
(13)Configure FIREBIRD 6000 for BERT pattern 511 and press RESTART.	Check:
(14)Record: Bit Errors:BLOCKS: If Bit errors is NON ZE BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ERO, Check: Circle:PASS/FAIL
(15)Patch BiO-L B TP to BS#1 S0 IN	Check:
(16)Configure FIREBIRD 6000 for BERT pattern 63 and press RESTART.	Check:
(17)Wait 1 minute.	Check:
(18)Record: Bit Errors:BLOCKS: If Bit errors is NON ZE BLOCK is ZERO or SYNC LOST light ON, then test FAILED.	ERO, Check: Circle:PASS/FAIL
(19)Patch A1xCLK to frequency counter. Verify the counter reads 150000 +/- 150 counts. Record Counts:	Check:
(20)Patch A2xCLK to frequency counter. Verify counter reads 300000 +/- 300 counts. Record Counts:	Check:
(21)Patch B1xCLK to frequency counter. Verify counter reads 150000 +/- 150 counts. Record Counts:	Check:
(22)Patch B2xCLK to frequency counter. Verify counter reads 300000 +/- 300 counts. Record Counts:	Check:

(23)	Exit the FLOW DATA section of the Diagnostic So	ft ware.	Check:
3.14	Test TDI Soft Reset Test		
(1)	Issue SOFT Resets to A and B sides and disable clock Write to I/O Port 0x01 the value 0x00 Write to I/O Port 0x09 the value 0x00 Write to I/O Port 0x02 the value 0x00 Write to I/O Port 0x0A the value of 0x00	S	Check:
(2)	Set the A side of the TDI board in BERT Encoded mode Unencoded Mode	e and the B side of the TDI	board in the BERT
	Write to I/O Port 0x03 the value 0x01 Write to I/O Port 0x0B the value 0x03		Charles
			Check:
(3)	Set TDI LDB Mode Configuration register to PLAYB Write I/O Port 0x0F the value 0x03	ACK Mode, LDB Stream I	3.
			Check:
(4)	Fill both the A and B FIFOs with any pattern by: Select FILL FIFO Enter 65536 for the fill count. Enter 0xAA for the data pattern Enter 3 to select BOTH FIFOs		
	Eliter 5 to select BOTH PHOS		Check:
(5)	Verify register contents as follows: Read I/O Port 0x00 (FIFO A LATCHED) Read I/O Port 0x01 (FIFO A Unlatched) Read I/O Port 0x02 (A Clock) Read I/O Port 0x03(A Config Register) Read I/O Port 0x08 (FIFO B LATCHED) Read I/O Port 0x09 (FIFO B Unlatehed) Read I/O Port 0x04 (B Clock) Read I/O Port 0x08 (B Config Register) Read I/O Port 0x08 (B Config Register) Read I/O Port 0x08 (B Config Register) Read I/O Port 0x0F (LDB Mode Config)	Exp Value=0xA4 Rec V Exp Value=0xB6 Rec V Exp Value=0x00 Rec V Exp Value=0x01 Rec V Exp Value=0xA4 Rec V Exp Value=0xB6 Rec V Exp Value=0x00 Rec V Exp Value=0x03 Rec V Exp Value=0x03 Rec V	alue: alue: alue: 'alue: alue: alue:
	If any of the read values differ from the expecte	d value the test FAILED.	
(6)	Start both clocks	(Check: Circle:PASS/FAIL
	Write to I/O Port 0x02 the value 0xCC Write to I/O Port 0x0A the value 0xCC		Check:
(7)	Write to I/O Port 01 the value 0x00 (A SOFT RESE	Γ)	Check:
(8)	Verify only the A FIFO reset to empty by reading the Read I/O Port 0x00 (FIFO A LATCHED). Read I/O Port 0x01 (FIFO A UNLATCHED) Read I/O Port 0x02 (A Clock)	following registers: Exp Value=0xA0. Rec V Exp Value=0xB1 Rec V Exp Value=0xCC Rec V	/alue:

Read I/O Port 0x03(A Config) Read I/O Port 0x08 (FIFO B LATCHED). Read I/O Port 0x09 (FIFO B UNLATCHED) Read I/O Port 0x0A (B Clock) Read I/O Port 0x0B (B Config) Read I/O Port 0x0F (LDB Mode Conf)	Exp Value=0xA0. Exp Value=0xB1 I Exp Value=0xCC I Exp Value=0x03 I	Rec Value: Rec Value: Rec Value: Rec Value: Rec Value:
If any differences, the test FAILED.		Check:Circle:PASS/FAIL
(9) Write to I/O Port 0x00 the value 0x01 (Any data in	FIFO A)	Check:
(10)Write to I/O Port $0x09$ the value of $0x00$ (B SOFT I	RESET)	Check:
(11)Verify only the B FIFO emptied bits by reading the form Read I/O Port 0x00 (FIFO A LATCHED). Read I/O Port 0x01 (FIFO A UNLATCHED) Read I/O Port 0x02 (A Clock) Read I/O Port 0x03(A Config) Read I/O Port 0x08 (FIFO B LATCHED). Read I/O Port 0x09 (FIFO B UNLATCHED) Read I/O Port 0x09 (B Clock) Read I/O Port 0x0B (B Config) Read I/O Port 0x0F (LDB Mode Conf) If any differences, the test FAILED. (12)Stop all clocks by writing I/O Port 0x02 -> 0x00	Exp Value=0x80. Exp Value=0x88 F Exp Value=0xC1 Exp Value=0x01 F Exp Value=0x88 F Exp Value=0x88 F Exp Value=0xC1 Exp Value=0xC3 F	Rec Value: Check: Circle:PASS/FAIL
I/O Port 0x0A ->0x00		Check:
4. Declaration of Test Results		
If there where no failures encountered during the execution of procedural errors or GSE failures, then the TDI board in LE	of this test procedure OB mode PASSES the	that were not induced by e TDI LDB MODE SFT.
The test conductors and TDI system engineer declare that	t:	
TDI board Serial Number: FPGA Signature Number:		
PASSED/FAILED(Circle One) the TDI LDB MODE SFT	on	(date)
Test Conductor #1		_
Test Conductor #2		-
TDI Systems Engineer:		




Figure 2.4 System Functional Test Configuration